Abstract-During the past years, monolithic integration in InP has been the driving force for the realization of integrated photonic routing systems. The advent of silicon as a basis for costeffective integration and its potential blend with III-V material is now opening exciting opportunities for the development of new, high-performance switching and routing equipment. Following this rationale, BOOM-as a European research initiative-aims to develop compact, cost-effective, and power-efficient silicon photonic components to enable optical Tb/s routers for current and new generation broadband core networks. This "siliconization" of photonic routers is expected to enable ultrahigh bit rates as well as higher levels of integration and power efficiency. The BOOM "device portfolio" includes all-optical wavelength converters, ultradense wavedivision multiplexing (UDWDM) photodetectors, and high-speed transmitters; all based on silicon waveguide substrates. Here, we present the device concepts, the fabrication of photonic building blocks and the experiments carried out as the initial steps toward the realization of the first high-capacity silicon photonic router.
I. INTRODUCTION

P
OWER efficiency in telecommunication networks is a key issue for the development of the next generation telecom hardware. The energy saving checklist includes broadband core networks, which now appear to be significantly energy hungry, since electronic carrier routing systems include packet processors and routing engines that consume and dissipate large amounts of electrical power and heat, respectively [1] .
The turn toward photonic technology has initiated considerable R&D investments with the development of switching systems that prove the potential of integrated optics in efficient data routing. The focus is specifically on the fabrication of a chip-scale router that will enable Tb/s switching through millimeter-scale photonic chips as well as graceful scaling to Pb/s capacities keeping down cost and footprint. To this end, monolithic InP and hybrid multielement photonic integration have been evolved in order to mark the transition from single element all-optical switches to large-scale photonic processing systems on-chip. The most recent significant R&D highlights that outline this transition include: 1) the 2×8 wavelength switch developed within Defense Advanced Research Projects Agency (DARPA) funded project IRIS [2] ; 2) the quadruple arrays of hybrid integrated semiconductor optical amplifier Mach-Zehnder interferometer (SOA-MZI) all-optical wavelength converters (AOWCs) developed within European Union (EU) funded project MUFINS [3] ; 3) the eight parallel SOA-MZI AOWCs integrated in InP within DARPA-funded project LASOR [4] . These achievements are now forming a new trend in functional photonic integration. From 2004 and on, the upgrade path involves doubling the throughput of photonic routing devices every two years, whereas the current state-of-the-art photonic device is offering 320 Gb/s throughput on a small chip size of 4.25 × 14.5 mm 2 [4] . These devices have enabled impressive system demonstrators involving optical packet routing with all-optical label switching [5] - [8] .
In order to keep up with this emerging trend and allow for even smaller, faster, cheaper and "greener" optical routing chips, a photonic integration platform that will enable scalable, functional, and cost-effective integration is required.
Issues that are currently on the "photonic agenda" include thermal management within the photonic devices, further reduction of power consumption and-possibly-cost-effective fabrication with CMOS-compatible technologies.
The advent of silicon as a flexible hybrid integration platform is now providing a promising solution that can fulfill these key challenges. The blend of silicon and InP material as opposed to pure InP can combine cost efficiency and performance leading to a new generation of scalable and ultracompact integrated photonic routing building blocks. The hybrid integration using silicon offers the capability to utilize large 6-in silicon-on-insulator (SOI) wafers for realizing the integration boards and optimum utilization of the available small 2-in InP wafers [28] , [29] . In terms of performance, the low-loss silicon waveguides (0.1 dB/cm) guarantee high-performance passive functionalities (the so-called optical-to-optical/O-O) such as filtering, multiplexing/demultiplexing and coupling. The O-E and E-O functionalities such as signal generation and modulation can be realized exploiting the high-frequency operation provided by InP. In fact, the effort is now to render silicon as the "host" and InP as the processing material [28] .
In this rationale, the purpose of this paper is to introduce the "BOOM" silicon photonic routing concept and report the fabrication and testing of SOI and InP photonic integrated circuits that realize key functionalities of a photonic wavelength router including: ultrafast all-optical wavelength conversion, label extraction and detection, and control signal generation. Specifically, we demonstrate: 1) error-free 160 Gb/s AOWC using a single SOA and a cascaded delayed interferometer (DI) structure integrated on a 4 µm SOI substrate; 2) the fabrication of a microring resonator (MRR) SOI nanowire demultiplexer capable to filter out densely spaced (0.1 nm) in-band optical labels with an extinction of 15 dB; and 3) the integration of PIN photodetectors with 1.1 A/W responsivity and 10 pA dark current that can be cascaded after the MRR demultiplexer to efficiently detect 10 Gb/s optical labels; and 4) the fabrication of butt-coupled 10 Gb/s InP electroabsorption modulated lasers (EMLs) together with their BiCMOS SiGe drivers that can be integrated on a common SOI platform to transform electrical labels to packet-length optical control signals. All these building blocks can be employed to fabricate SOI hybrid integrated devices that can realize wavelength switching and routing of 160 Gb/s packet-mode optical signals. Fig. 1 illustrates a simplified sketch of the BOOM photonic routing concept. The packet format is as follows. The payload has a fixed time duration and consists of 160 Gb/s on-off keying (OOK) format Gaussian pulses. Optical labels are attached as subcarrier multiplexed signals within the broad spectrum of the payload (see inset in Fig. 1 ) [20] , [21] . The label is a single (in the case of label swapping) nonreturn to zero (NRZ) optical pulse or multiple (in the case of label stripping) NRZ pulses with a duration equal to 1 ns, which is sufficient to trigger an optical flip-flop or an electrical pulse generator. The bandwidth of each label is 0.1 nm (or 12.5 GHz), so the label bit rate can be as high as 10 Gb/s if serial labels are employed. Assuming transform-limited pulses for the payload, the 3.4 nm 3-dB spectrum can occupy 17 labels spaced by 0.2 nm. Fig. 1 also shows the packet switching process. Packets arriving at the node front end (point A) are split into two parts. One part is injected into the label-processing unit, which starts with the label detection. Since labels are closely spaced, the detection of labels requires an UDWDM photodetector. In this case, the subsystem consists of a compact MRR demultiplexer with the transmission peaks of each MRR spaced by 0.1 nm, followed by an array of 10 GHz integrated detectors. The label (point B) triggers an electrical processing unit (e.g., FPGA), which generates an electrical signal with duration slightly longer than the packet duration (point C). This signal is then amplified with a 10 GHz modulator driver that drives an EML. The EMLs should provide pulsed optical signals with better than 100ps rise/fall times aiming to small guardbands and 50 dB ON/OFF ratio in order to obtain low crosstalk at the output of the node. The number of EMLs in the node corresponds to the number of the supported wavelength channels per input port. The EML generates an optical CW packet that powers up the AOWC and the packet is wavelength converted (point E) and switched in a wavelength selective switch (point F). The AOWC consists of an SOA and a periodic comb-like filter for chirp filtering. The free spectral range (FSR) of the periodic filter should be equal to the channel spacing of the EMLs. Assuming that the SOA has a 3 dB ASE bandwidth of 30 nm, then the packet can be converted and routed to seven different wavelengths spaced by 4 nm.
II. BOOM PHOTONIC ROUTING CONCEPT
The power consumption of the routing system will be largely determined by the electrical power consumed by the wavelength routing stage. In order to have a substantial gain over 40 Gb/s commercially available photonic systems [3] , the power consumption should be lower than 12 W and the total throughput should exceed 160 Gb/s. Regarding system cascading, an approximate value of 2 dB power penalty should be achievable in order to facilitate the cascading of more than four network nodes in a typical core network.
III. ALL-OPTICAL WAVELENGTH CONVERTERS
A. Device Concept Fig. 2(a) shows an artistic view of the BOOM silicon photonic AOWC. The device incorporates two monolithic integrated periodic filters and a hybrid integrated SOA. The SOA is used to induce chirp in the converted probe signal due to the refractive index modulation caused by the pulsed pump signal [10] . The first cascaded periodic filter is slightly detuned with respect to the probe wavelength and by filtering the blue (fast) chirp the acceleration of the effective recovery time of the system is achieved. The second filter is employed to restore the polarity of the optical pulses. Both periodic filters are implemented as passive MZI structures, integrated using SOI rib waveguide technology on substrates with a top silicon layer of 4 µm. The SOA can be flip-chip bonded on the same SOI board using AuSn or Sn/AgCu solder bumps. Fig. 2(b) shows the layout of the passive SOI part of the AOWC. This involves two cascaded MZIs with differential delays of 1 and 2 ps, respectively, yielding an FSR of 8 and 4 nm, respectively. The responses at both output ports of the circuit comprising the two cascaded MZIs was simulated with VPI photonics software and the results are presented in Fig. 2(b) . BAR corresponds to output T3, while CROSS port corresponds to output T4. Given the periodicity appeared on this comb-like filter structure, a high-speed optical packet injected in this AOWC can be converted on any of the CW wavelengths that coincide at a specific peak of the periodic response. Fig. 2(c) -(e) shows physical layer modeling results of the BOOM wavelength conversion scheme at 160 Gb/s. Fig. 1(c) shows the eye diagram at the output of the SOA revealing the slow recovery time of the amplifier when 160 Gb/s data are injected as pump signal. Fig. 1(d) shows the eye diagram at the output of the first detuned SOI MZI that indicates the effective recovery time of the system within the 160 Gb/s bit slot. Fig. 1 (e) shows the eye diagram at the output of the second SOI MZI indicating the successful pulse polarity inversion. 
B. 4 µm SOI AOWC Platform
In terms of passive functionality, the AOWC requires chirp filtering as well as polarity inversion (implemented by concatenation of two MZIs) and metallization for hybrid integration of the SOA. Waveguide optics and hybrid integration are implemented on SOI. The waveguides are rib waveguides. All optical functionality is realized by a single etch step. For rib definition, we used standard contact lithography and reactive ion etching. Additional etching and metalizations are required for hybrid integration of the SOA. We used substrates with top silicon thickness of 4 µm. The realized modes size (∼4 µm) enables high coupling efficiency to lensed fibers and III-V Extinction ratios are comparable to the results of single devices. The loss is slightly increased due to the doubling of involved interference couplers. The measured results show concatenated SOI-MZI structure delivers required performance to act as the proposed filter element following the SOA. Verification experiments with discrete SOA and SOI-DIs are presented in the next section.
Eventually, SOA and SOI-MZIs will be integrated on a single chip. Hybrid integration of DFB lasers on 4 µm SOI has already proven a promising approach for the fabrication of coarse WDM (CWDM) transmitter modules [11] . Here, we deploy a similar technique for SOAs. Devices will be soldered upside down, with butt-coupling of SOA and SOI waveguide. Vertical alignment is achieved by the buried oxide plane using etched posts. Lateral alignment is achieved by the precision flip-chip bonder. Optical coupling to the SOA will be facilitated by direct fiber attach (i.e., without a second waveguide interface). Conventional SOA fiber pigtailing techniques will be feasible. First integration tests of SOAs on SOI have been conducted. Fig. 4 shows a flipchip-soldered SOA on an SOI motherboard. The performance of flip-chip-soldered SOAs showed little or no deterioration in comparison to nonintegrated devices. Small signal gain was 22 dB with no change in output saturation power. Coupling loss to the SOI board remained below 6 dB.
For the fabrication of the AOWCs (and also the EMLs) flipchip mounting is preferred because performance is the central issue since we do require the minimum possible degradation of the data signals that transverse the optical nodes. This means that a substrate with a low-loss fiber-to-waveguide coupling as well as low-loss waveguide to active component on-chip coupling would be preferable. In this case, nanowire substrates would offer cost efficiency (mainly due to the CMOS-compatible fabrication methods) but they are still nonoptimum in terms of coupling. The coupling to the nanowire waveguides still results in high insertion losses (∼5 dB), whereas integration of high-performance prefabricated active components (such as SOAs or EMLs) is impossible due to the necessary very low alignment tolerances required, making the integration of wavelength converters and transmitters based on InP-at this stage-impossible. On the contrary, the 4 µm SOI PLC technology currently offers insertion losses <0.5 dB, low waveguide losses (∼0.1 dB/cm) and excellent mode matching between 4 µm waveguides and active InP chips, making the technology suitable for the fabrication of high-performance wavelength converters and high-speed optical transmitters.
Regarding thermal management, optical motherboards on SOI differ in two important aspects from silica-based platforms. The integration of actives (heaters, III-Vs) on SOI leads to comparatively low thermal crosstalk, since silicon is an excellent heat drain [26] . Integration density can therefore be quite high, as long as the power is dissipated effectively from the silicon (TEC or similar). Separation smaller than 300 µm is feasible for moderate cooling assumptions. On the other hand, thermal tuning will require higher power. The required power can be easily reduced by placing the heaters in close vicinity to the waveguides (without introducing additional losses). Without optimization, the power to fully tune (5.3 nm) the double MZI structure on SOI was 600 mW. Finally, efficient temperature control can be also realized using techniques based on thermally active solder bumps [27] 
C. High-Speed, All-Optical Wavelength Conversion Using a Single SOA and the SOI MZI Chip
The SOI photonic circuit was first characterized by coupling an amplified spontaneous emission (ASE) source coming from an erbium-doped fiber amplifier (EDFA) whose spectral range goes from 1530 to 1570 nm and measuring its spectral response. Fig. 5 shows the results of this characterization where we can observe on the normalized response an inner and an outer periodicity of 4 and 8 nm associated with the time delay introduced by each interferometer with a corresponding ratio of 7 and 22 dB, respectively. The measured response deviates slightly from the one presented in Fig. 3(b) , mainly due to different temperature testing conditions of the chip as well as polarization dependency. In order to perform as a chirp filter and as a polarity inverter, it is necessary that one of the largest notch of the SOI-MZI frequency response coincide with the probe's wavelength, either by tuning the chip response (e.g., by temperature control) or by assigning the correct wavelength to the probe.
The evaluation of the SOI-based all-optical wavelength converter on ultrahigh speed optical signals is described in Fig. 6 . To this effect, a 160 Gb/s bit-stream at 1556.3 nm, hereafter to be referred to as the pump, is coupled into a SOA in combination with a CW light at 1546.6 nm, hereafter to be referred to as the probe, to use wavelength conversion through XPM [10] . The employed SOA holds a 10%-90% gain recovery time of 10 ps while pumped with an injection current of 500 mA. The SOA has a saturation output power of 15 dB·m and a small-signal gain of 30 dB. The average optical powers at the SOA input were -5 and -0.9 dB·m for the pump and the probe, respectively.
At the output of the SOA, an optical bandpass filter (OBF) with a 3 dB bandwidth of 5 nm is used to select the probe and reject the pump signal. The SOA output is coupled into the SOI photonic circuit, which converts XPM into amplitude modulation and suppresses the carrier to produce a noninverted version of the wavelength converted signal. Finally, the output of the SOI photonic circuit is amplified by a low noise EDFA and filtered for bit-error-rate (BER) performance evaluation (see Fig. 6 ).
The produced spectra and eye diagrams using different pseudo-random binary sequence (PRBS) signals (2 7 − 1 and 2 31 − 1) at the input and output of the chip are shown in Fig. 7 . The carrier of the input signal (trace in light gray) holds an extinction ratio of more than 15 dB over the harmonics at 160 GHz. At the output of the chip, the spectrum of the probe is modified (gray trace): the extinction ratio between the carrier and the spectral lines at 160 GHz varied from 15 to −10 dB with respect to the first spectral line on the left and from 23 to 13 dB with respect to the first spectral line on the right. This carrier suppression is translated into a noninverted version of the input signal. The output of the chip is then amplified and filtered (black trace) in order to perform BER measurements. From the eye diagrams we can verify that no patterning effect exists. Fig. 8 shows the BER performance of the system. The circles illustrate the error-free operation of a single 40 Gb/s channel that corresponds to the case without wavelength conversion. The squares represent the 160-to-40 Gb/s without wavelength conversion used as a reference, whereas the stars represent the wavelength converter channels using the SOA-based AOWC.
All the channels achieved error-free operation (BER = 1e-9) with an average optical receiver power of -7.5 dB·m associated to an average power penalty of 5.5 dB, which is 3.5 dB higher than the target value set for optimum cascadability of the photonic routers. This penalty is due to a reduction of the SNR (OSNR) introduced by the light coupling in the SOI device and is explained as follows. The coupling losses at the input and output facets (including the insertion losses) were determined to be 11 dB. In addition, the device itself presents losses of around 3dB, which makes the total loss equal to 14 dB. Both signal and noise are affected in the same fashion by the device losses and the device mounting and alignment should not induce any degradation to the signal quality, if there was no amplifier after the chip. However, during BER measurements the signal at the output of the SOI chips had to be amplified with an EDFA with around 20-25 dB gain and ∼5-6 dB noise figure within this gain region. This implies that extra noise is added to the already noisy signal degrading the OSNR. The power penalty for error free (BER = 1e-9) operation of the all-optical wavelength converter can be improved with the flip-chip mounting of the SOAs on the SOI platform and the SOA on-chip coupling to the MZIs. Further reduction of the power penalty can be also obtained with the employment of ultrafast SOAs [22] .
In terms of electrical power consumption, the "BOOM" AOWC scheme consumes approximately 2 W, including the power for driving the SOA, the power to tune the FSR of the SOI DIs and the power consumed by the TEC. By extrapolating, a quad array AOWC with a total throughput of 640 Gb/s would require approximately 8 W, which is 1.5 times lower than the power consumed by a commercially available SOA-MZI array with a total chip throughput of 160 Gb/s. Fig. 9(a) shows a schematic view of the UDWDM photodetector component. The device incorporates an UDWDM demultiplexer implemented with eight cascaded SOI nanowire MRRs and eight hybrid integrated evanescent photodetectors on the same chip. The device is used to filter-out the labels that are attached to an optical packet and transform them into electrical signals for subsequent processing by an electronic controller. Fig. 9(b) illustrates the microscopic image of a four-channel MRR demultiplexer fabricated on a 220 nm top-silicon layer substrate. The cross section of the waveguides is 450 × 220 nm 2 and the microring radius is as low as 17 µm to obtain a large FSR per resonator. The transmission peaks of the microrings are spaced by 0.1 nm to achieve UDWDM operation, and thus, enable densely spaced in-band or out-of-band optical labels. Eventually, an array of photodetectors will be integrated on the drop ports of the UDWDM demultiplexer. In the case of the UDWDM photodetector that is responsible for the detection of labels, having no direct impact on the data signal quality the die-to-wafer bonding technique will be preferred [17] . This choice will guarantee a low fabrication cost whereas acceptable performance can be maintained by employing highly efficient photodetectors that can operate on low power injected optical signals, as presented in the next two sections. 
IV. UDWDM PHOTODETECTOR
A. Device Concept
B. SOI Nanowire Demultiplexer
The UDWDM demultiplexer consists of a series of cascaded MRRs based on the SOI nanowire waveguide platform [12] . The MRRs were designed to have a bending radius of 17 µm, resulting in an FSR of 5.5 nm. The latter is determined by the spacing between two adjacent data channels, which is typically 5-6 nm. Since the desired bandwidth of the resonant peak is very small in order to reduce the interchannel crosstalk, i.e., much smaller than the 0.1 nm channel spacing between the labels, the coupling strength should be very weak. However, as the coupling strength decreases, the channel drop loss increases. Fig. 10 shows how drop loss and crosstalk vary as the field transmission coefficient (t) increases (i.e., the coupling decreases). Two values of the propagation loss (α) in the MRR, 3 and 10 dB/cm are considered, and the results are shown in Fig. 10(a) and (b) , respectively. In both cases, the drop loss increases and the crosstalk performance improves as t increases. For a given t, the performances are better in terms of both drop loss and crosstalk when the propagation loss is lower. Therefore, it is very important to realize a low-loss MRR, which is determined by the fabrication process.
The MRRs were fabricated using a 193 nm deep ultraviolet (DUV) lithography process [13] . Fig. 11 shows the measured spectral response of the drop port of the MRR. The FSR is about 5.34 nm (not shown here), which agrees well with the designed value (5.5 nm). The drop loss is about 12.7 dB and the 3 dB bandwidth is 0.04 nm (Q ∼ 4 × 10 4 ). This corresponds to α = 14 dB/cm and t = 0.9975. The estimated crosstalk is ∼15 dB when applying it for the demultiplexer with a channel spacing of 0.1 nm.
The extracted loss is much larger than the propagation loss of the straight waveguide (∼3 dB/cm). As the bending radius is very large (17 µm) and a negligible bending loss can be expected, other loss sources should be responsible for this large loss. One possible reason is the coupling into the counterpropagating mode [24] . The coupling is caused by the surfaceroughness-induced reflection. According to Little et al. [24] , even a small reflection may lead to a serious contradirectional coupling when the coupling strength between the bus waveguide and the MRR is very weak, which is just our current case. This detrimental coupling may not only increase the drop loss, but also broaden (or even split) the resonant peak. In order to reduce the sidewall roughness, some postfabrication process can be used, e.g., wet chemical oxidation [25] .
We also observe that the resonant wavelengths are different even for nominally identical MRRs. The difference between the resonant wavelengths can reach as high as 0.7 nm, which is seven times the channel spacing. This is caused by random process fluctuations during fabrication and is very difficult to overcome at present [14] . Therefore, in practice, it is necessary to incorporate postfabrication trimming or tuning elements. For example, the individual resonant wavelength of each MRR can be thermally tuned with microheaters [15] . 
C. SOI-Compatible Evanescent PIN Detectors
InGaAs MSM detectors integrated with silicon nanowire waveguide circuits have been previously reported [16] . These have a high efficiency (1 A/W) and relatively low dark current (1 nA). Now, we are investigating the possibility to replace the MSM detectors by PIN detectors, which might have lower dark current and require lower bias voltage. The issue with PIN detectors is that they require a thicker layer structure, and therefore, are more difficult to design under phase-matching conditions. We proposed an improved concept with sideways contacts, which can overcome this problem [17] . Fig. 12 shows the cross section of the current PIN detector evanescently coupled with an SOI waveguide, where a central opening structure is introduced on the p-contact layers. The ntype metal (not shown in the figure for clarity) is placed far away from the SOI waveguide on the n-InP lateral contact layer and, therefore, has no influence on the optical coupling. Due to the large imaginary parts of the p-metal contacts on both sides of the detector mesa, the optical mode is confined in the central part of the mesa, and the overlap of the optical field with the p-type contact layers is reduced significantly. This effectively reduces the unwanted absorption by the p-metal and p-InGaAs layers. The thickness of each III-V layer (also shown in Fig. 12 ) is chosen to achieve phase matching between the SOI waveguide mode and the detector mode. For the current structure, we calculated the absorbed power as a function of detector length for both the real structure and a virtual structure where we only take into account the unwanted absorption of the p-InGaAs and the p-metal layers. Fig. 13 shows the results. It is evident that the absorption by the p-type contact layers is less than 5% of the input power, while the absorption of the real structure is over 98%. This indicates that the detrimental absorption of the contact layers is effectively suppressed without sacrificing the absorption efficiency of the i-InGaAs layer.
We have also fabricated and characterized this type of PIN detectors. The measured responsivity is 1.1 A/W at the wavelength of 1550 nm (as shown in Fig. 14) , which corresponds to a quantum efficiency of 88%. The dark current is around 10 pA. Since the internal electric field of the PIN junction is strong enough, no external bias voltage is needed. As the intrinsic layer is very thin (100 nm) and the detector size is quite small (9 × 40µm2), a high speed operation of the current PIN detectors can be expected [23] . Fig. 15 shows a schematic view of the EML transmitter module. The device incorporates two monolithic InP EML blocks flip-chip bonded on a 4 µm top silicon SOI substrate. Cascaded on-board SOAs are incorporated as on-chip amplifiers or shutters. The SOI board incorporates also the optical waveguides, a passive multiplexer, microstrip lines, and electrical dc conductors and an SiGe BiCMOS driver to drive the modulators on-chip. The device is used to control the AOWC during the optical routing process and must exhibit fast rise and fall times. The fabrication of flip-chip-adapted EML and electronic driver is described in the next sections.
V. HIGH-SPEED TRANSMITTERS
A. Device Concept
B. Flip-Chip-Adapted EMLs
Butt coupling as monolithic integration technique was applied to form flip-chip-adapted EML devices, because it allows the utmost flexibility by individual selection of the laser's and modulator's waveguide core composition, respectively, while demanding only reasonable fabrication effort, but allowing only moderate coupling loss. Fig. 16 shows a schematic view of the investigated architecture. A DFB laser, an electroabsorption (EA) modulator and a spot-size expander are integrated in a longitudinal sequence following a common waveguide direc- tion. The epitaxial layer stack for the modulator was selectively grown in a second growth cycle, after cutting appropriate islands out of the firstly grown layer sequence for the laser. The resulting composite core layer was then etched into a stripe and buried by InP regrowth (BH structure) to form the devices' waveguide. For the spot-size expander, waveguide width tapering with a passive and an active core were realized. To form the passive version the active layers of the tapered waveguide core were also etched away before regrowth of the BH layers, while for the active version they were kept. The latter version needs an additional p contact for pumping.
The chosen gain curve and DFB laser gratings produce emission wavelengths between 1520 and 1580 nm, adjusted to the absorption curve of the modulator, especially in its dependence on applied bias voltage. Fig. 17 depicts a SEM view onto the chip surface of an EML device. Clearly visible are the four functionally different sections of the waveguide stripe: DFB: DFB laser, five p-contact pads to the right; SEP: passive separation waveguide; MOD: modulator, one p-contact pad to the left; TAP: spot-size expander, passive version. The surface n-contact common for all active sections is formed by the long metallization stripe on the bottom of an etch pit parallel to the waveguide on its left side. It is connected with three contact pads on the topmost chip surface, one for the laser static bias current and two flanking the modulator's p-contact, allowing RF connection with appropriate probeheads. One row of six metal pads at the left side, one at the right, will be used for flip-chip mounting.
The passive waveguide between laser and modulator (SEP) electrically isolates these devices, biased in opposing directions (see insert in Fig. 16 ). Its length and cross-section (including the recess indicated in Fig. 16 ) defines the separation resistance, values of 100 kΩ and more were measured. The outer waveguide is kept recessed along the whole modulator section in order to minimize modulator capacity and to ensure a strong overlap of the optical mode in the waveguide with the applied electrical field, which controls the modulator's absorption.
All investigated stand-alone reference FP laser chips show a good performance with only small variations; this proves the suitability of the fabrication process. Stand-alone gain coupled DFB lasers produced a higher single mode yield, as expected. Correspondingly gain coupled EMLs are more stable against back reflections, which cannot be avoided inherently. They originate from the laser-modulator interface, where waveguides of different effective refractive index are coupled. This robustness is also found in the mode stability against changes in modulator operation parameters.
Stand-alone modulator sections with integrated passive waveguide taper, separated by cleavage, were investigated first. The assessment of the absorption behavior of stand-alone modulator sections allowed the selection of appropriate DFB laser operation wavelengths for all types of EMLs to be investigated.
The threshold currents of EMLs lie between 8 and 25 mA, their output powers at 100 mA range between 7 and 21 mW. These values depend on the respective device layout, e.g., on the position of the DFB wavelength relative to the gain curve and modulator absorption edge, on details of the EML design such as modulator waveguide geometry, active layer composition, and design of the passive waveguide sections (SEP and TAP lengths and widths). The observed threshold currents are comparable with single DFB lasers.
Results from the static performance of modulator switching are shown in Fig. 18 for an EML with a gain-coupled DFB laser. The necessary switching voltage ∆U EAM to achieve a static extinction ratio of ER = 10 dB depends on the EML operation values for laser bias current I L and modulator bias volt- Fig. 18 . Dependence of static extinction ratio on modulator bias voltage and laser bias current. Laser: gain coupled, emission wavelength: 1521 nm; modulator with selectively grown waveguide core, 100 µm long; passive spot-size expander.
age U EAM . For lowest modulator absorption in the throughstate, i.e., with U EAM = 0 V, an ER of 10 dB is achieved for ∆U EAM = 2.4 V. If an additional modulator absorption of about 5 dB can be tolerated (at U EAM around −2 V), ∆U EAM = 1.2 V is sufficient. These measured values for the static switching voltage are in the range of what can be handled by driver ICs to be developed. As this EML device is only needed for optical processing inside the BOOM demonstrator chip and not for transmission purposes, i.e., only for switching and not for modulation, the consideration of chirp effects is not of importance in this context. Assessment of EMLs with active taper sections, working as power booster, will follow, and then the static measurements will be completed. In addition, the RF behavior of EMLs is currently under investigation.
C. SiGe BiCMOS Drivers
The basic operation of a modulator driver chip is to supply two levels of voltage or current to the optical device corresponding to the two digital levels of electrical input signal. The modulator driver presented here has to provide 2 Vpp voltage swing for EA modulator at 10 Gbps. The block diagram of the chip is given in Fig. 19(a) . It consists of a differential-in/differential-out buffer and a cascode differential pair working as current switch. Termination resistor is placed on-chip for the single-ended output. An input buffer is utilized to achieve a small input capacitance and to have a low-impedance node at the input of the differential pair, and thereby, to achieve a large bandwidth. Cascode topology is utilized since in this topology output transistor (Q4), which experiences a large collector-emitter voltage (higher than BV ceo breakdown voltage) has a low base-impedance. Low base-impedance considerably improves the collector-emitter breakdown voltage in bipolar transistors [18] . Output voltage swing is controlled by changing the tail current of differential pair (I EE ) using V cont pin.
The chip is designed to have S 11 and S 22 of below -10 dB up to 8 GHz. The bandwidth of the circuit is mostly determined by Die photograph of the driver in shown in Fig. 19(b) . Die area is 0.6 mm 2 . The values described here indicate that the driver modulator can provide an output swing of 2.3 Vpp at 20 GHz, which is more than enough for driving the EML at 10 Gb/s with 10 dB extinction ratio.
D. SOI AWG Multiplexer
A multiplexer (MUX) is required for the high-speed transmitters. MUX design will be based on 4 µm SOI rib waveguide technology. Previous results show that low-loss designs are possible in this technology using spot-size conversion at the transition between the waveguide and the free propagation region of the star-coupler [19] .
VI. CONCLUSION
In this paper, we have presented the basic device concepts, which can be realized using SOI hybrid integration, that implement key functionalities of high-capacity wavelength photonic routers. First, we have demonstrated the SOI-DI AOWC concept-a new AOWC scheme that employs a single SOA and an SOI-cascaded DI chip to perform error free 160 Gb/s alloptical wavelength conversion. In addition, we have presented the fabrication of a SOI nanowire demultiplexer consisting of cascaded MRR that can filter out densely spaced labels from high-speed optical packets. For the electrical detection of labels, we have presented the design and fabrication of 9 × 40 µm 2 PIN detectors exhibiting 1.1 A/W responsivity and dark current as low as 10 pA. These detectors can be integrated with the MRR demultiplexer using die-to-wafer bonding techniques [17] . Finally, we have demonstrated the fabrication of InP EML blocks using the butt-coupling technique and their BiCMOS driver ICs that can be used to convert the electrical labels into optical packet-length control signals. These components can be hybridly integrated on SOI substrates and they can be combined to demonstrate wavelength switching and routing of 160 Gb/s optical packets.
